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Abstract—European Spallation Source will be the brightest
neutron source in the world. It is being built in Lund, Sweden.
Over 120 superconducting cavities will be installed in the facility,
each regulated by an individual LLRF control system. To reduce
the risk associated with testing the systems on real cavities a
Cavity Simulator was designed. It reproduces the behaviour
of superconducting cavities used in the medium and high beta
sections of ESS’s Linac. The high power RF amplifier and piezo
actuators parameters are also simulated.
Based on the RF drive and piezo control signals the Cavity
Simulator generates the RF signals acquired by the inputs of the
LLRF control system. This is used to close the LLRF feedback
loop in real time. The RF front end of the Cavity Simulator
consists of vector modulators, down-converting circuits, and a
set of fast data converters. The cavity response simulation is
performed in a high speed FPGA logic by a dedicated firmware,
that was optimized to minimize the processing time. The device
also generates clock, LO, and the 704.42 MHz reference signals
to allow for system tests outside of the accelerator environment.
In this paper the design of the Cavity Simulator, description
of the algorithms used in its firmware, and measurement results
of the device are presented.
Index Terms—Accelerators, European Spallation Source, RF
systems, Cavity Simulator
I. INTRODUCTION
MEDIUM and high beta sections of European Spalla-tion Source linac will consist of 120 superconducting
elliptical cavities operating at 704.42 MHz [1]. Each of
these cavities requires an individual low level radio frequency
(LLRF) control system. Lund University and ESS design the
architecture of those systems [2]. They are partnered by Polish
Electronics Group (PEG), which develops three of the system’s
component and will also assemble, test, and install the systems
in the ESS facility [3].
Testing the LLRF control systems with the real cavities
is very risky and in can result in an expensive damage.
To mitigate this risk, PEG develops the Cavity Simulator
which is a device that reproduces the behavior of the real
superconducting cavity driven by a high power amplifier. It
will be used to test all 704.42 MHz LLRF control system
units before they are commisioned with real cavities. This
device can also be used for the development of LLRF system’s
algorithms and firmware.
Among others, the device simulates following phenomena:
cavity dynamics, cavity detuning, piezo compensation, Lorentz
force detuning, beam loading, microphonics, amplifier non-
linearity, and amplifiers PSU modulator influence. Fig. 1.
presents the simplified schematic of the simulated devices and
their connection to the LLRF control system.
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Fig. 1. Scope of the simulation.
The simulation model is implemented inside a high-
performance FPGA logic, which is combined with a set of data
converters and a dedicated analog front-end connecting the
Cavity Simulator and the LLRF control system. The simulation
parameters can be set on-line through an Ethernet network.
The 704.42 MHz superconducting cavities installed in the
Medium and High Beta sections of the ESS Linac are de-
scribed in [4]. Table I lists the essential parameters of those
cavities.
Several cavity simulators have been developed by, e.g.,
DESY, LBNL, and KEK [5]–[7]. They focus mostly on
verifying the algorithms used in the LLRF control systems.
The Cavity Simulator presented in this paper allows testing
the complete LLRF control system including analog circuits
like, e.g., Piezo Driver and ADC frontend.
This paper has been divided into three parts. The first part
presents the Cavity Simulator’s hardware design. The firmware
and simulation model description follow it. In the final part,
the measurements results are shown.
TABLE I
BASIC PARAMETERS OF THE CAVITES USED IN THE MEDIUM AND HIGH
BETA SECTIONS OF THE ESS LINAC.
Parameter Medium Beta High Beta
Nominal Accelerating Gradient (MV/m) < 16.7 < 19.9
Number of Cells 6 5
Q0 > 5e9 > 5e9
Qext 7.5e5 7.6e5
Maximum r/Q (Ω) 394 477
pi and 4pi/5 modes seperation(MHz) 0.54 1.2
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2Fig. 2. The block diagram of Cavity Simulator’s hardware.
II. HARDWARE
The primary purpose of the Cavity Simulator‘s hardware
is to digitize and generate RF as well as baseband signals. It
is also used to produce the reference, LO, and clock signals
for the LLRF control system. Additionally, the USB and
Ethernet communication interfaces are provided. The device
is combined of seven different modules. Fig. 2 presents the
block diagram showing the structure of the hardware (without
the Power Supply Module).
A. FPGA Module
A vast number of high-performance FPGA modules is
available on the market, so to reduce the design time and
cost it was decided to use an off-the-shelf component. Xilinx
KCU105 board was selected due to a high number of IO pins
available and integrated USB and Ethernet PHYs.
B. Data Conversion Module
The Cavity Simulator requires many different data convert-
ers. All of them are located on the Data Conversion Module,
which communicates with FPGA module through two FMC
connectors.
In total four analog signals are digitized: RF drive, RF
reference, and two piezo drives. The RF signals are typically
detected in one of 3 ways:
• direct sampling,
• down-conversion,
• analog IQ demodulation.
It was decided that the best method to adopt for this project
was using the down-conversion scheme. It is typically the best
in terms of performance but requires additional LO generation
circuit, which would have to be integrated into the Cavity
Simulator nevertheless. The down-converter circuit is designed
as a separate module and two 16-bit 250 MSPS ADCs are used
to sample the intermediate frequency (IF) output signal.
The piezo drive signals have a bandwidth in a range of tens
of kHz. They can be sampled directly without any frequency
conversion circuit, but due to a high voltage, analog front-end
with additional protection is required. Two 18-bit 5 MSPS
ADCs digitize the piezo drive signals.
The Cavity Simulator generates eight analog signals: 6 RF,
piezo sensor and a amplifier PSU modulator output. Last two
signals do not require any sophisticated front-end and can be
generated directly by the DACs. The RF signals are generated
using vector modulator circuits. For the best performance,
it requires precise length matching of I and Q signal paths,
which cannot be achieved using a cable connection. Therefore
the vector modulator together with DACs is integrated into
the Data Conversion Module. Additional 7th RF output was
added to the design. It can be used for the Cavity Simulator
development and testing.
The Data Conversion Module is also equipped with a low-
3cost FPGA. It is used to configure all ICs used in the module
and to serialize the data from data converters operating on
piezo and PSU modulator signals.
C. Down-conversion Module
This module lowers the frequency of the input RF signals
to a range suitable for the ADCs. It integrates two down-
conversion channels, which are based on an active mixer.
Each channel has individually controlled gain. Additionally,
the mixer’s LO signal power level can be controlled and
optimized for the best noise performance.
D. Piezo Module
The amplitude of the piezo drive signals coming from the
LLRF Control System can reach 200V. Such voltage can
damage the Cavity Simulator’s electronics. The Piezo Module
lowers the voltage of the piezo signals 100 times and provides
additional protection circuit that should withstand the voltages
up to 1kV.
The piezo module also simulates Noliac NAC 2022 H30
piezo used in medium and high beta cryomodules. At cryo-
genic temperatures, the capacitance of this actuator is around
2.2 µF.
The Piezo Module also integrates one output channel sim-
ulating the piezo working as a detuning sensor. This output
is also protected against the high voltage because the Piezo
driver used in the ESS’ LLRF control systems shares the
same connector for both piezo actuator and sensor modes of
operation.
E. Reference Generation Module
Reference Generation Module distributes the 704.42 MHz
RF reference signal, which can be provided externally or
internally produced by this module. The generation circuit
utilizes a PLL with an integrated VCO. The PLL circuit can be
driven by either 49.152 MHz crystal based generator or a DDS
operating with 100 MHz clock. Such configuration allows the
module to operate in one of 3 modes:
• generating 704.51 MHz directly from crystal generator
signal,
• generating 704.42 MHz from crystal generator signal
using fractional mode of the PLL,
• generating 704.42 MHz from 22.013 MHz signal pro-
duced by DDS.
The first option offers the best phase noise performance
(78.3 fs jitter in the 10 Hz to 10 MHz integration bandwidth)
but has a frequency offset of around 100 kHz from the
nominal ESS’ RF reference frequency. It is negligible for most
applications (under the assumption, that LLRF system uses the
same reference signal). In a case where exactly 704.42 MHz
frequency is required the second and third options can be used.
F. LO Generation Module
This module is responsible for generating the LO and Clock
signals. The generation scheme is based on direct analog
synthesis. The clock frequency is set to 117.4 MHz, and two
LO frequencies can be produced: 729.58 and 736.44 MHz. A
more detailed description of this module can be found in: [8].
G. Power Supply Module
The Power Supply module powers all other boards used in
Cavity Simulator with +12V. Its primary function is condition-
ing the voltage coming from an off-the-shelf AC-DC converter.
Additionally, this module supervises the powering sequence,
monitors the power consumption and adjusts the cooling fans
speed.
H. Mechanical Design
The Cavity Simulator is integrated into custom 19” rack
enclosure. The boards are placed on two floors. On the top
FPGA and Data Conversion modules are located. The other
modules, including the AC-DC converter, are installed on the
lower level. Fig. 3 shows the interior of the Cavity Simulator.
Fig. 3. Interior of the Cavity Simulator.
I. Hardware tests
The hardware design was tested, and its proper operation
was confirmed. The phase noise spectra of the RF reference,
LO, and one of the RF outputs signals was measured (see
Fig. 4). No major interference or additional noise sources were
found. The spurs at 42 Hz and 90 kHz offsets are probably
originating from the Agilent E5052B Signal Source Analyzer
that was used for the measurement. The spur visible in the
LO signal’s phase noise at 1.1 MHz offset is caused by the
DC-DC converter located on the LO Generation Module.
Fig. 4. Phase noise spectra of the RF reference, LO and RF output signals.
4Fig. 5. The block diagram of Cavity Simulator’s firmware.
III. FIRMWARE
Two FPGAs are used in the design. The firmware for the one
located on the Data Conversion Module integrates only basic
functions like, e.g., SPI and I2C controllers and it will not be
described in detail. The firmware for the FPGA Processing
Module (see Fig. 5) is much more complicated, and it is
responsible for:
• communication through USB and Ethernet interfaces,
• gathering data from ADCs,
• sending data to DACs,
• data acquisition,
• digital signal processing for cavity simulation.
A Xilinx MicroBlaze softcore microprocessor is used for
communication with external systems. It is running a cus-
tom software responsible for the interpretation of the control
commands sent to the device, setting the parameters of the
simulation, and readout of the recorded data stored in the
DDR4 memory.
A trigger signal is required to synchronize the Cavity
Simulation with the LLRF control system. It can be generated
locally, or an external signal can be used. It is fed to the
amplifier and cavity model and data acquisition blocks.
An arbitrary waveform generator driving the additional, 7th
RF output is implemented in the firmware. This tool can be
used to verify the proper operation of the Cavity Simulator
and will simplify device testing.
The data gathered from the ADCs sampling the RF drive and
RF reference is first demodulated using the non-IQ scheme [9].
The signals are then processed as a complex vector, allowing
the model to operate in the baseband.
One of the critical aspects of the firmware is the processing
time. The expected delay introduced mostly by the cabling
between the LLRF control system and the cavity is around 400
ns. The total processing time of the whole Cavity Simulator,
including analog circuits and data converters latency, shall
match this value. The estimated latency introduced by the
analog circuits and data converters is around 250 ns. This
means that the response of the model must be calculated in
less than 18 clock cycles.
The primary function of the firmware is to simulate the
behavior of the RF cavity, high-power amplifier, and a con-
nection between them through a circulator and a waveguide.
The block diagram presenting the model of those elements is
shown in Fig. 6.
A. Cavity Model
The RF cavity is modeled as a parallel LCR circuit [10],
which impedance can be expressed using the following rela-
tion:
5Fig. 6. The block diagram presenting the simulation model.
Z(ω) =
1
1
RL
+ 1jωL + jωC
=
RL
1− jRL( 1ωL − ωC)
(1)
The L and C can be replaced with:
L =
RL
QLω0
(2)
C =
QL
ω0RL
(3)
where: QL - is Q factor of the loaded Cavity and ω0 is
angular frequency of the cavity resonance.
Z(ω) =
RL
1− jQL(ω0ω − ωω0 )
(4)
The signals in the firmware will be operated in the baseband
therefore it will be convenient to express the ω as ω0 + ∆ω.
Z(∆ω) =
RL
1− jQL( ω0ω0+∆ω − ω0+∆ωω0 )
=
=
RL
1 + jQL(
∆ω
ω0
2ω0+∆ω
ω0+∆ω
)
(5)
Because in our aplication ω0  ∆ω the following assump-
tion is possible:
2ω0 + ∆ω
ω0 + ∆ω
≈ 2 (6)
Based on this we obtain:
Z(∆ω) =
RL
1 + 2jQL∆ωω0
(7)
System with such transmission can be implemented as a dig-
ital filter with sampling period T. The bilinear transformation
is used to calculate it’s parameters.
j∆ω =
2(z − 1)
T (z + 1)
(8)
Z(z) =
RL
1 + 4QL(z−1)ω0T (z+1)
=
RL +RLz
−1
( 4QLω0T + 1) + (1−
4QL
ω0T
)z−1
(9)
These calculations assumed, that the cavity resonance
matches precisely the reference signal frequency, but to sim-
ulate the phenomena such as piezo compensation, or Lorentz
force detuning a possibility to change the resonance frequency
is required. For the digital filters operating on the complex
signals, it can be realized by modifying the delay block of the
firmware in the way shown in Fig. 7 [11]. To calculate the
trigonometric functions Taylor’s theorem is used. It requires
more resources than the typically used CORDIC algorithm but
needs much fewer clock cycles to obtain the result (for a 32-bit
resolution it is 5 vs. 32).
Fig. 7. Change of the digital filter structure allowing the detuning.
The other pi-modes are simulated using filters with identical
structure (but different parameters) connected in parallel. The
cavity probe signal is calculated as a sum of outputs of those
filters. It is assumed that all modes will detune by the same
value. The detuning of the cavity is a sum of 5 components:
• Lorentz Force detuning - calculated as a square of the
probe signal’s magnitude multiplied by a constant coef-
ficient.
• Piezo compensation - a sum of data from two ADCs
sampling the piezo signals.
• Microphonics - signal generated from a look-up table.
• Constant detuning.
• Mode frequency - different value for each pi-mode.
The detuning signal is filtered by an IIR digital filter
that represents the mechanical response of the cavity. The
6exact transfer function of this filter will be based on the
measurements performed on the real cavities.
The beam current is calculated from the IQ samples of the
RF reference signal multiplied by the data from a look-up
table allowing to simulate different beam profiles. The beam
current signal is added to cavity forward signal, which drives
the cavity model.
B. Amplifier Model
The amplifier model is designed to simulate following
phenomena:
• limited bandwidth,
• gain compression,
• power supply ripple.
The limited bandwidth is simulated with the same filter as
the one used for the cavity model. The main difference is much
lower Q-factor and no detuning. The transfer characteristic of
the amplifier is stored in two lookup tables representing the
gain and phase shift. These tables are addressed by the input’s
signal magnitude, which is estimated using ”αMax + βMin”
algorithm [12].
The power supply ripple signal is generated as a predefined
waveform. Its impact on the output signal amplitude and phase
can be expressed using following relations [13], [14]:
∆θ =
2piL√
2eVk
m
∆Vk
Vk
(10)
∆Vout
Vout
=
5
4
∆Vk
Vk
(11)
Where ∆θ is the output phase change, L is the distance
between the input and output cavities, e is electron charge,
m is electron mass, Vk is the cathode voltage, Vout is the
amplitude of the output signal.
C. Circulator Model
The circulator is modeled as a fully linear element. It gener-
ates the cavity forward, and the amplifier reflected signal. Both
of those are calculated as a sum of the cavity reflected and
amplifier forward signals multiplied by a constant predefined
two by two matrixes.
IV. CAVITY SIMULATOR MEASUREMENTS
To prove the proper operation of the Cavity Simulator a
series of measurements was performed. The parameters of the
simulations were not based on the measurements of the real
cavities, because they are not yet available. Instead the values
that may expose possible problems were selected.
All measurements were performed using 704.51 MHz ref-
erence signal generated by the Cavity Simulator. The results
are presented below.
A. Transmission
The Cavity Simulator’s transmission between the RF input
and cavity probe output was measured using a vector network
analyzer. The Q factor of the main mode was set to 700 000.
Three measurements were performed:
• one mode no detuning,
• one mode with 10 kHz detuning,
• 6 modes with 0, -0.5, -0.9, -1.5, -2.4, and -3 MHz offsets,
all with different R and QL settings.
Fig. 8 and 9 present the results.
Fig. 8. Transmision of Cavity Simulator with 0 and 10 kHz detunning.
Fig. 9. Transmision of Cavity Simulator with multiple pi-modes
The loaded Q-factor and maximum of the transmission don’t
change when the detunning is applied. Negligible distortion at
the reference frequency is visible in the detunned transmission.
It is caused by the limited carrier suppression of the vector
modulator circuit. It can be improved by calibration of the
vector modulator’s IQ offsets.
B. Group Delay
As mentioned in the Section III the processing time is one
of design’s critical parameters. To verify it a group delay of
Cavity Simulator was measured. The simulation parameters
were identical with the transmission measurement with one
mode.
Due to the low power of the signal at far from resonance
frequencies, the results were disturbed, so smoothing of the
results was applied. The results with and without smoothing
are shown in Fig. 10.
7Fig. 10. Cavity Simulator’s group delay.
The results at the frequencies close to the resonance are
mostly dominated by the group delay of the cavity filter.
Conversely, the values measured (after smoothing) at far from
resonance frequencies indicate the processing time which is
below the required 400 ns.
C. Cavity Filling and Decay
To confirm the proper operation of the Cavity Simulator
also in the time domain, the cavity filling and decay was
measured. The Cavity Simulator’s output was driven with RF
signal generated by the 7th RF output channel. The signal was
turned on and off with 2 s period.
The cavity filling and decay were recorded using fast digital
oscilloscope. The results are presented in Fig. 11 and 12.
The settings were identical to those used in the transmission
measurement.
Fig. 11. The input and output signals during cavity filling.
The filling and decay times are approximately equal to 0.65
ms, which is within the expected range. No distortions of the
signals were observed.
V. CONCLUSION
In this paper, the hardware design, firmware, and measure-
ments of the Cavity Simulator designed for European Spal-
lation Source are described. Four units were manufactured,
and the firmware with the main functionality was prepared.
The measurements results confirm the proper operation of the
device.
Fig. 12. The input and output signals during cavity decay.
The Cavity Simulator is being further developed to extend
its functionality and scope of the simulation. Next tests,
including those with LLRF control System, are also planned.
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